logo-polimi
Loading...
Risorse bibliografiche
Risorsa bibliografica obbligatoria
Risorsa bibliografica facoltativa
Scheda Riassuntiva
Anno Accademico 2014/2015
Scuola Scuola di Ingegneria Industriale e dell'Informazione
Insegnamento 095942 - DIGITAL SYSTEMS DESIGN METHODOLOGIES
Docente Ferrandi Fabrizio
Cfu 10.00 Tipo insegnamento Corso Integrato

Corso di Studi Codice Piano di Studio preventivamente approvato Da (compreso) A (escluso) Insegnamento
Ing Ind - Inf (Mag.)(ord. 270) - MI (434) INGEGNERIA INFORMATICA* AZZZZ095941 - DIGITAL SYSTEMS DESIGN METHODOLOGIES 1
095942 - DIGITAL SYSTEMS DESIGN METHODOLOGIES
095940 - DIGITAL SYSTEMS DESIGN METHODOLOGIES 2
Ing Ind - Inf (Mag.)(ord. 270) - MI (481) COMPUTER SCIENCE AND ENGINEERING - INGEGNERIA INFORMATICA* AZZZZ095942 - DIGITAL SYSTEMS DESIGN METHODOLOGIES
095941 - DIGITAL SYSTEMS DESIGN METHODOLOGIES 1
095940 - DIGITAL SYSTEMS DESIGN METHODOLOGIES 2

Programma dettagliato e risultati di apprendimento attesi

The course aims to present the design methodologies required to build complex digital systems.

The integration of tools and design methodologies will be addressed through a discussion of design for performance approaches, synthesis techniques starting from high-level specifications, IP modeling and complex system on chip integration, testing and verification of digital systems, system level modeling for complex digital systems and HW/SW co-design approaches. Two target technologies are addressed: application specific integrated circuits (ASICs) and field programmable gate arrays (FPGAs).

Detailed program first emisemester:

Introduction

   The hardware design flow. Levels of Design Abstractions. The FSM-Datapath model.

Synthesis of digital systems

   Advanced logic synthesis techniques: Retiming and Resynthesis.

   Timing analysis and optimization, X-value simulation, sat-based analysis.

   High-level synthesis. Data flow and control flow graph construction. Datapath and controller architectures.

   The Scheduling and allocation problems: algorithms and constraints.

   Register allocation, Multi-cycling, Chaining, Pipelining.

   Synthesis of complex operator: array accesses and pointers arithmetic.

Application and platform modeling

   High-level languages (SystemC, timing diagrams, …).

   The co-simulation problem. A practical example of co-simulation applied to the high-level synthesis design flow.

   Example of platform modeling: modeling a Wishbone based platform.

   RTL IP modeling in VHDL/Verilog (memory units, pipelined units, etc) targeting FPGA technologies.

   Examples of design flows: ASIC vs FPGA design flow.

Detailed program second emisemester:

Testing of digital systems

   Faults models and level of design abstractions. Testing at logic, functional and behavioral level of abstraction. Fault simulation algorithms. Automatic test pattern generation algorithms. Analysis and Design for Testability.

Verification of digital systems

   Simulation based verification. Automatic test bench generation.

   Equivalence checking. Tools for verification: Binary Decision Diagrams (BDD), Boolean Satisfiability applied to the verification problem.

Specifications and modeling at system level

   Introduction to the system level modeling

   Level of modeling abstractions

   Models of computation and communication

Co-exploration methodologies

   Performance estimation for heterogeneous systems

   Design solutions and models: Pareto analysis

   Multi-objective design exploration algorithms.

Co-synthesis methodologies

   Partitioning, allocation, mapping and scheduling.

   Communication mapping and HW/SW interface synthesis.

Prerequisites:

Some understanding of logic design methodologies, usually covered by the course “Reti Logiche”, is required.


Note Sulla Modalità di valutazione

The course is organized in two emisemesters. The final exam is a written exam and it is split in two parts covering the two emisemesters. It is possible to skip the written exam covering the second emisemester with a programming project.

The written exam is individual while the projects may be assigned up to a two people. 

 


Bibliografia
Risorsa bibliografica facoltativaG. De Micheli, Synthesis and Optimization of Digital Circuits, Editore: Mc Graw-Hill International Editions, Anno edizione: 1994
Risorsa bibliografica facoltativaM.Abramovici, M.A.Breuer, A.D.Friedman, Digital Systems Testing and Testable Design, Editore: Computer Science Press, Anno edizione: 1993
Risorsa bibliografica facoltativaG.D Hatchel, F. Somenzi, Logic synthesis and verification algorithms, Editore: Kluwer Academic Publishers, Anno edizione: 1996
Risorsa bibliografica facoltativaEdward A. Lee and Sanjit A. Seshia, Introduction to Embedded Systems, A Cyber-Physical Systems Approach, Anno edizione: 2011, ISBN: 978-0-557-70857-4 http://LeeSeshia.org
Risorsa bibliografica facoltativaAdditional material is available on the Beep platform of Politecnico di Milano https://beep.metid.polimi.it
Note:

(access restricted to course participants)


Mix Forme Didattiche
Tipo Forma Didattica Ore didattiche
lezione
60.0
esercitazione
40.0
laboratorio informatico
0.0
laboratorio sperimentale
0.0
progetto
0.0
laboratorio di progetto
0.0

Informazioni in lingua inglese a supporto dell'internazionalizzazione
Insegnamento erogato in lingua Inglese
Disponibilità di materiale didattico/slides in lingua inglese
Disponibilità di libri di testo/bibliografia in lingua inglese
Possibilità di sostenere l'esame in lingua inglese
Disponibilità di supporto didattico in lingua inglese
schedaincarico v. 1.6.1 / 1.6.1
Area Servizi ICT
20/11/2019