Politecnico di Milano
SchedaIncarico
 
Funzioni disponibili
Uscita

Risorse bibliografiche
Risorsa bibliografica obbligatoria
Risorsa bibliografica facoltativa
Scheda Riassuntiva
Anno Accademico 2014/2015
Scuola Scuola di Ingegneria Industriale e dell'Informazione
Insegnamento 088949 - ADVANCED COMPUTER ARCHITECTURES
Docente Silvano Cristina
Cfu 5.00 Tipo insegnamento Monodisciplinare


Corso di Studi Codice Piano di Studio preventivamente approvato Da (compreso) A (escluso) Insegnamento
Ing Ind - Inf (Mag.)(ord. 270) - CO (482) COMPUTER SCIENCE AND ENGINEERING - INGEGNERIA INFORMATICA* AZZZZ088949 - ADVANCED COMPUTER ARCHITECTURES

Programma dettagliato e risultati di apprendimento attesi

Course objective:

Main goal of the course is that the student understands all the major concepts used in modern microprocessors by the end of the semester.The course will cover the different forms of parallelism found in applications (instruction-level, data-level, thread-level, gate-level) and how these can be exploited with various architectural features. It will cover pipelining, superscalar, speculative and out-of-order execution, vector machines, VLIW machines, multithreading, graphics processing units, and parallel microprocessors. Final goal is to show how the software interacts with the hardware to provide performance and how trends in technology, application and economics have driven and drive continuing changes in the field.


Main lectures topics:

  1. Review of basic computer architecture: the RISC approach and pipelining, the memory hierarchy
  2. Basic performance evaluation metrics of computer architectures
  3. Techniques for performance optimization: processor and memory
  4. Instruction level parallelism: static and dynamic scheduling;  superscalar architectures: principles and problems; VLIW (Very Long Instruction Word) architectures, examples of architecture families
  5. Thread-level parallelism: architetctures 
  6. Multiprocessors and multicore systems: taxonomy, topologies, communication management, memory management, cache coherency protocols, example of architectures
  7. Stream processors and vector processors; Graphic Processors, GPGPU

 

PRE-REQUIREMENTS:
Basic concepts of logic design and computer architectures


Bibliografia
Risorsa bibliografica obbligatoriaJohn Hennessy, David Patterson, Computer Architecture, A Quantitative Approach, Editore: Morgan Kaufmann, Fifth Edition
Note:

Additional information in slides and papers available through the course website in Beep.


Mix Forme Didattiche
Tipo Forma Didattica Ore didattiche
lezione
30.0
esercitazione
20.0
laboratorio informatico
0.0
laboratorio sperimentale
0.0
progetto
0.0
laboratorio di progetto
0.0

Informazioni in lingua inglese a supporto dell'internazionalizzazione
Insegnamento erogato in lingua Inglese
DisponibilitÓ di materiale didattico/slides in lingua inglese
DisponibilitÓ di libri di testo/bibliografia in lingua inglese
PossibilitÓ di sostenere l'esame in lingua inglese
DisponibilitÓ di supporto didattico in lingua inglese

Note Sulla ModalitÓ di valutazione

The final examination consists of a WRITTEN EXAM and an OPTIONAL part consisting of  an oral presentation or discussion of a project topic prepared during the course (the topic will be assigned by the professor and it will cover specific techniques and methodologies) that will be presented by the student at the end of the course. For each written exam, a max. score of 33 points will be assigned: 15 max. points will be assigned for the solution of the exercise part and 18 points will be assigned for answering to the theory part. The OPTIONAL part can provide EXTRA points (from 1 to 2 extra points for the oral presentation and 1 to 4 extra points for the project).

25/09/2017 Area Servizi ICT v. 1.2.3 / 1.2.3